Overview and Recent Report of Integrated Filter Design Employing Frequency Dependent Negative Resistor (FDNR)-Scilight

Digital Technologies Research and Applications

Review

Overview and Recent Report of Integrated Filter Design Employing Frequency Dependent Negative Resistor (FDNR)

Downloads

https://doi.org/10.54963/dtra.v4i1.924
Matsumoto, F., & Ito, T. (2025). Overview and Recent Report of Integrated Filter Design Employing Frequency Dependent Negative Resistor (FDNR). Digital Technologies Research and Applications, 4(1), 170–190. https://doi.org/10.54963/dtra.v4i1.924
Volume 4 Issue 1 (2025)
Copyright (c) 2025 Fujihiko Matsumoto, Tsuyoshi Ito
Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

Copyright

The authors shall retain the copyright of their work but allow the Publisher to publish, copy, distribute, and convey the work.

License

Digital Technologies Research and Applications (DTRA)  publishes accepted manuscripts under Creative Commons Attribution 4.0 International (CC BY 4.0). Authors who submit their papers for publication by DTRA agree to have the CC BY 4.0 license applied to their work, and that anyone is allowed to reuse the article or part of it free of charge for any purpose, including commercial use. As long as the author and original source are properly cited, anyone may copy, redistribute, reuse, and transform the content.

Authors

  • Fujihiko Matsumoto

    Department of Applied Physics, National Defense Academy, Yokosuka 239-8686, Japan
  • Tsuyoshi Ito

    Department of Applied Physics, National Defense Academy, Yokosuka 239-8686, Japan

Filters are essential circuits for various signal processing circuits. One of the main methods of filter integration is to design an LC filter first as a prototype filter, and then simulate the function of the inductor with active components. Considering that the accuracy of elements implemented on a semiconductor chip is significantly lower than that of individual elements, this method, which uses a resistive doubly terminated LC ladder filter with low element sensitivity as the prototype, has been widely adopted. The Bruton Transformation is known as one of the methods to integrate the LC filter. The method avoids the use of inductor elements, which make integration difficult, and requires a component called a Frequency Dependent Negative Resistor (FDNR) . An FDNR is a negative resistance whose impedance is inversely proportional to the square of the frequency. Because the FDNR does not exist as a passive element, it is realized using an active block such as an operational amplifier. This paper provides an overview of the Bruton Transformation and the FDNR. The first half of this paper briefly describes the Bruton transformation and reviews the FDNRs proposed to date since the Bruton transformation was first presented. The second half of the paper presents the latest examples of filter integration methods using FDNR proposed by the authors.

Keywords:

Analog Integrated Circuits LC Filters Bruton Transformation FDNR (Frequency Dependent Negative Resistor)

References

  1. Orchard, H. Inductorless filters. Electron. Lett. 1966, 2, 224–225.
  2. Riordan, R. Simulated inductors using differential amplifiers. Electron. Lett. 1967, 3, 50–51.
  3. Girling, F.; Good, E. The Leapfrog or Active Ladder Synthesis. Wirel. World 1970, 76, 341–345.
  4. Bruton, L. Network transfer functions using the concept of frequency-dependent negative resistance. IEEE Trans. Circuit Theory 1969, 16, 406–408.
  5. Schaumann, R.; Van Valkenburg, M.E.; Xiao, H. Design of Analog Filters; Oxford Univ. Press: New York, NY, USA, 2001; pp. 553–553.
  6. Schmidt, C. Inductorless low-pass filters. IEEE J. Solid-State Circuits 1971, 6, 412–413.
  7. Antoniou, A. Bandpass transformation and realization using frequency-dependent negative resistance elements. IEEE Trans. Circuit Theory 1971, 18, 297–299.
  8. Bruton, L.; Pederson, R.; Treleaven, D. Low frequency compensation of FDNR low-pass filters. Proc. IEEE 1972, 60, 444–445.
  9. Bruton, L.; Ramakrishna, K. On the high-frequency limitations of active ladder networks. IEEE Trans. Circuits Syst. 1975, 22, 704–708.
  10. Martin, K.; Sedra, A. Optimum design of active filters using the generalized immittance converter. IEEE Trans. Circuits Syst. 1977, 24, 495–503.
  11. Bui, N.; Hasler, M.; Huynh, L. On Antoniou's method for bandpass filters with FDNR and FDNC elements. IEEE Trans. Circuits Syst. 1978, 25, 169–172.
  12. Hutchison, J.; Lee, F. Some notes on practical FDNR filters. IEEE Trans. Circuits Syst. 1981, 28, 243–245.
  13. Skritek, P. Comparison of overload and noise characteristics of FDNR circuits. IEEE Trans. Circuits Syst. 1983, 30, 500–503.
  14. Tomawski, L. A resonant bridge with frequency-dependent negative resistance. IEEE Trans. Instrum. Meas. 1988, 37, 45–48.
  15. Yang, X.; Shiyan, Z. Design of FDNR continuous time MOSFET-C band-pass filters with low sensitivity and fewer number of op-amps. In Proceedings of the 1991 IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, Singapore, 11–14 June 1991; pp. 1335–1338.
  16. Yang, X.; Shiyan, Z. On design of FDNR continuous time MOSFET-C band-pass filters. In Proceedings of the 1991 International Conference on Circuits and Systems, Shenzhen, China; 16–17 June, 1991; pp. 692–695.
  17. Tekin, A.; Elwan, H.; Pedrotti, K.; et al. Noise-shaped post-mixer blocker filter for integrated receivers. In Proceedings of the 2008 International Conference on Microelectronics, Sharjah, United Arab Emirates, 14–17 December 2008; pp. 325–328.
  18. Tekin, A.; Elwan, H.; Ismail, A.; et al. Noise-shaping gain-filtering techniques for integrated receivers. IEEE J. Solid-State Circuits 2009, 44, 2689–2701.
  19. Sivasubramaniam, J.; Elwan, H.; Ismail, A.; et al. A 70-mW ISDB-T Tuner for VHF and UHF Bands. IEEE Trans. Circuits Syst. II Exp. Briefs 2012, 59, 321–325.
  20. Mahmoud, S.; Abdallah, A.; Khalid, S. A 5.2nV/√Hz noise density third-order FDNR filter for DVBH mobile-TV receiver. In Proceedings of the 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS), Abu Dhabi, United Arab Emirates, 8–11 December 2013; pp. 881–884.
  21. Aldabbagh, F.; Almalah, N. Low frequency filters design based on frequency dependent negative resistance (FDNR). In Proceedings of the 2018 International Conference on Advanced Science and Engineering (ICOASE), Duhok, Iraq, 9–11 October 2018; pp. 503–506.
  22. Mishonov, T.M.; Dimitrova, I.M.; Serafimov, N.S.; et al. Q-factor of the resonators with frequency dependent negative resistor. IEEE Trans. Circuits Syst. II Express Briefs 2021, 69, 694–698.
  23. Molo, F. Parallel resonator with a resistance and a frequency dependent negative resistance realized with a single operational amplifier. IEEE Trans. Circuits Syst. 1974, 21, 783–788.
  24. Soundarajan, K. Nonideal performance of single amplifier simulated frequency dependent negative resistances. IEEE Trans. Circuits Syst. 1976, 23, 573–577.
  25. Soliman, A. Realisation of frequency-dependent negative-resistance circuits using two capacitors and a single current conveyor. IEE Proc. 1978, 125, 1336–1337.
  26. Nandi, R. Novel grounded-capacitor ideal FDNR and oscillator using current conveyors. Electron. Lett. 1982, 18, 145–146.
  27. Soliman, A.M. Generation of oscillators based on grounded capacitor current conveyors with minimum passive components. J. Circuits Syst. Comput. 2009, 18, 857–873.
  28. Hasan, S.; Khan, I.A. Multi-scroll chaos generator using current conveyors. In Proceedings of the 2009 International Multimedia, Signal Processing and Communication Technologies, Aligarh, India, 14–16 March 2009; pp. 229–232.
  29. Nandi, S.; Jana, P.; Nandi, R. Floating ideal FDNR using current conveyors. Electron. Lett. 1983, 19, 251.
  30. Nandi, S.; Jana, P.; Nandi, R. Novel floating ideal tunable FDNR simulation using current conveyors. IEEE Trans. Circuits Syst. 1984, 31, 402–403.
  31. Abdalla, Y. Comment on "Novel floating ideal tunable FDNR simulation using current conveyors." IEEE Trans. Circuits Syst. 1985, 32, 303.
  32. Pal, K. Floating inductance and FDNR using positive polarity current conveyors. Act. Passive Electron. Compon. 2004, 27, 81–83.
  33. Yuce, E.; Cicekoglu, O.; Minaei, S. Novel floating inductance and FDNR simulators employing CCII+s. J. Circuits Syst. Comput. 2006, 15, 75–81.
  34. Kaçar, F.; Kuntman, H. New realization of FDNR and sixth order band pass filter application. In Proceedings of the 2011 20th European Conference on Circuit Theory and Design (ECCTD), Linköping, Sweden, 29–31 August 2011; pp. 381–384.
  35. Abuelma’atti, M.T.; Tasadduq, N. Electronically tunable capacitance multiplier and frequency-dependent negative-resistance simulator using the current-controlled current conveyor. Microelectron. J. 1999, 30, 869–873.
  36. Minaei, S.; Yuce, E.; Cicekoglu, O. A versatile active circuit for realising floating inductance, capacitance, FDNR and admittance converter. Analog Integr. Circuits Signal Process. 2006, 47, 199–202.
  37. Yuce, E. Floating inductance, FDNR and capacitance simulation circuit employing only grounded passive elements. Int. J. Electron. 2006, 93, 679–688.
  38. Firat, K.; Kuntman, H. Novel electronically tunable FDNR simulator employing single FDCCII. In Proceedings of the 2009 European Conference on Circuit Theory and Design, Antalya, Turkey, 23–27 August 2009. pp. 21–24.
  39. Jaikla, W.; Siripruchyanun, M. Realization of current conveyors-based floating simulator employing grounded passive elements. In Proceedings of the ECTI-CON 2007, Chiang Mai, Thailand, 9–12 May 2007; pp. 89–92.
  40. Siripruchyanun, M.; Phattanasak, M.; Jaikla, W. Temperature-insensitive, current conveyor-based floating simulator topology. In Proceedings of the 2007 International Symposium on Integrated Circuits, Singapore, 26–28 September 2007; pp. 65–68.
  41. Jantakun, A.; Pisutthipong, N.; Siripruchyanun, M. A synthesis of temperature insensitive/electronically controllable floating simulators based on DV-CCTAs. In Proceedings of the 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, Pattaya, Thailand, 6–9 May 2009; pp. 560–563.
  42. Ayten, U.E.; Sagbas, M.; Herencsar, N.; et al. Novel floating FDNR, inductor and capacitor simulator using CBTA. In Proceedings of the 2011 34th International Conference on Telecommunications and Signal Processing (TSP), Budapest, Hungary, 18–20 August 2011; pp. 312–316.
  43. Tangsrirat, W.; Mongkolwai, P. VDTA-based floating FDNR simulator topology. KMITL Sci. Technol. J. 2013, 13, 17–21.
  44. Gupta, P.; Srivastava, M.; Prasad, D.; et al. A generalized grounded impedance simulator/grounded impedance scaling circuit with electronic tuning. In Proceedings of the 2018 5th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, 22–23 February 2018; pp. 771–776.
  45. Srivastava, M.; Gupta, P.; Prasad, D.; et al. New electronically tunable floating FDNR configuration employing grounded capacitances. In Proceedings of the 2018 5th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, 22–23 February 2018; pp. 754–759.
  46. Kartci, A.; Ayten, U.E.; Herencsar, N.; et al. Application possibilities of VDCC in general floating element simulator circuit. In Proceedings of the 2015 European Conference on Circuit Theory and Design (ECCTD), Trondheim, Norway, 24–26 August 2015. pp. 1–4.
  47. Srivastava, M.; Roy, A.; Singh, R.; et al. New VDCC based electronically tunable grounded frequency dependent negative resistance simulator employing grounded passive elements. In Proceedings of the 2017 Recent Developments in Control, Automation & Power Engineering (RDCAPE), Noida, India, 26–27 October 2017; pp. 313–317.
  48. Prasad, D.; Srivastav, M. Novel Ms2 type FDNR simulation configuration with electronic control and grounded capacitances. In Proceedings of the 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Batumi, Georgia, 5–8 December 2017; pp. 160–164.
  49. Srivastava, M.; Roy, A.; Singh, R. New grounded FDNR simulation circuit with electronic control. In Proceedings of the 2017 2nd International Conference on Telecommunication and Networks (TEL-NET), Noida, India, 10–11 August 2017.
  50. Likhitkitwoerakul, N.; Roongmuanpha, N.; Tangsrirat, W. Floating impedance simulator realization. In Proceedings of the 2020 17th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON), Phuket, Thailand, 24–27 June 2020; pp. 345–348.
  51. Parveen, T.; Ahmed, M. OFC based versatile circuit for realization of impedance converter, grounded inductance, FDNR and component multipliers. In Proceedings of the 2009 International Multimedia, Signal Processing and Communication Technologies, Aligarh, India, 14–16 March 2009; pp. 81–84.
  52. Vavra, J.; Bajer, J.; Biolek, D. Frequency dependent negative resistor based on differential-input buffered and transconductance amplifier. In Proceedings of the 2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel, Eilat, Israel, 14–17 November 2012. pp. 1–4.
  53. Domansky, O.; Sotner, R.; Petrzela, J.; et al. Higher order differentiator block for synthesis of controllable frequency dependent elements. In Proceedings of the 2017 27th International Conference Radioelektronika (RADIOELEKTRONIKA), Brno, Czech Republic, 19–20 April 2017. pp. 1–5.
  54. Sotner, R.; Jerabek, J.; Langhammer, L.; et al. Design of electronically adjustable fractional order immittances using single active device. In Proceedings of the 2020 43rd International Conference on Telecommunications and Signal Processing (TSP), Milan, Italy, 7–9 July 2020; pp. 578–582.
  55. Alpaslan, H.; Yuce, E.; Minaci, S. CFOA-based floating simulator suitable for realizing frequency dependent negative resistor. In Proceedings of the 2022 19th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON), Prachuap Khiri Khan, Thailand, 24–27 May 2022. pp. 1–3.
  56. Alpaslan, H.; Yuce, E.; Minaei, S. CFOA-based floating frequency dependent negative resistor, floating capacitance multiplier, and simulated floating inductor. AEU-Int. J. Electron. Commun. 2023, 160, 154514.
  57. Nandi, R. Novel active-R ideal frequency-dependent negative-resistance simulation. Proc. IEEE 1979, 67, 1080.
  58. Rezvanitabar, A.; Babamir, S.M.; Behmanesh, B.; et al. A tunable-Q 4-path bandpass filter with Gm-C second-order baseband impedances. In Proceedings of the 2017 Iranian Conference on Electrical Engineering (ICEE), Tehran, Iran, 2–4 May 2017; pp. 244–248.
  59. Prodanov, V.I.; Green, M.M. A current-mode FDNR circuit element using capacitive gyrators. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’94), London, UK, 30 May–2 June 1994; pp. 409–412.
  60. Genin, R. A sine wave generator using a frequency-dependent negative conductance. Proc. IEEE 1975, 63, 1611–1612.
  61. Elwakil, A.S.; Kennedy, M.P. Chaotic oscillator configuration using a frequency dependent negative resistor. In Proceedings of the 1999 IEEE International Symposium on Circuits and Systems (ISCAS), Orlando, FL, USA, 30 May–2 June 1999; pp. 399–402.
  62. Ahmed, M.T. On the realization of some low-component frequency generators. Proc. IEEE 1977, 65, 1720–1721.
  63. Alpaslan, H. A modified VDVTA and its applications to floating simulators and a quadrature oscillator. Microelectron. J. 2016, 51, 1–14.
  64. Shukla, N.; Srisuchinwong, B. A Unity-Gain FDNR Approach to a Six-Component Sinusoidal Oscillator Based on a Single Op-Amp. In Proceedings of the 2019 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), Kolkata, India, 10–12 October 2019; pp. 17–20.
  65. Temes, G.; Orchard, H.; Jahanbegloo, M. Switched-capacitor filter design using the bilinear z-transform. IEEE Trans. Circuits Syst. 1978, 25, 1039–1044.
  66. Hosticka, B.; Moschytz, G. Switched-capacitor filters using FDNR-Like super capacitances. IEEE Trans. Circuits Syst. 1980, 27, 569–573.
  67. Faruque, S.; Vlach, M.; Vlach, J.; et al. FDNR switched-capacitor filters insensitive to parasitic capacitances. IEEE Trans. Circuits Syst. 1982, 29, 589–595.
  68. Cooperman, M.; Kapral, C.W. Integrated switched-capacitor FDNR filter. IEEE J. Solid-State Circuits 1983, 18, 378–383.
  69. Ono, T. Switched-capacitor impedance simulation circuits realized with simplified circuit structure. In Proceedings of the 1997 IEEE International Symposium on Circuits and Systems (ISCAS), Hong Kong, China, 9–12 June 1997; pp. 321–324.
  70. Ono, T. Switched-capacitor impedance simulation circuits realized with current conveyor. In Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, USA, 31 May–3 June 1998; pp. 367–370.
  71. Ono, T. A synthesis of switched capacitor frequency dependent negative capacitor using common delay branches. In Proceedings of the ICECS’99. 6th IEEE International Conference on Electronics, Circuits and Systems, Pafos, Cyprus, 5–8 September 1999; pp. 1349–1352.
  72. Kamath, V.D.; George, M.A.; Kamath, D.V. Analysis of Effect of Non-idealities of Active Devices in Tunable Grounded Positive and Negative Impedance Multiplier. In Proceedings of the 2022 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT), Bangalore, India, 8–10 July 2022.
  73. Tanimoto, H.; Itakura, T.; Ueno, T.; et al. An offset-free LPF for π/4-shift QPSK signal generator. In Proceedings of the 1996 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 8–10 February 1996; pp. 284–285.
  74. Matsumoto, F.; Nishi, T.; Kihara, K. Study of Low-Frequency LPF Using Lossy FDNR Realized with CCII. Proc. Int. Tech. Conf. Circuits/Syst. Comput. Commun. 2024, 2, 1–4.
  75. Ruiz, J.A.; Lopez-Martin, A.; Ramirez-Angulo, J. Three Novel Improved CMOS Capacitance Scaling Schemes. Proc. IEEE Int. Symp. Circuits Syst. 2010, 1304–1307.
  76. Van Valkenburg, M. Analog Filter Design; Holt, Rinehart, and Winston: New York, NY, USA, 1982; pp. 399–426.
  77. Tanimoto, H.; Itakura, T. On Massara's Method for Reducing Element-Value Spread by using Lossy FDNR. Pap. Tech. Meet. Electron. Circuits IEE Jpn. 1997, 1, 59–64.
  78. Matsumoto, F.; Ohtsu, H. Consideration of Integrated Low-Frequency Low-Pass Notch Filter Employing CCII Based Capacitance Multipliers. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 2024, 107, 114–118.