

Review

Overview and Recent Report of Integrated Filter Design Employing Frequency Dependent Negative Resistor (FDNR)

Fujihiko Matsumoto , Tsuyoshi Ito 

Department of Applied Physics, National Defense Academy, Yokosuka 239-8686, Japan

* Correspondence: matsugen@nda.ac.jp

Received: 29 December 2024; Revised: 20 February 2025; Accepted: 2 March 2025; Published: 9 March 2025

Abstract: Filters are essential circuits for various signal processing circuits. One of the main methods of filter integration is to design an LC filter first as a prototype filter, and then simulate the function of the inductor with active components. Considering that the accuracy of elements implemented on a semiconductor chip is significantly lower than that of individual elements, this method, which uses a resistive doubly terminated LC ladder filter with low element sensitivity as the prototype, has been widely adopted. The Bruton Transformation is known as one of the methods to integrate the LC filter. The method avoids the use of inductor elements, which make integration difficult, and requires a component called a Frequency Dependent Negative Resistor (FDNR). An FDNR is a negative resistance whose impedance is inversely proportional to the square of the frequency. Because the FDNR does not exist as a passive element, it is realized using an active block such as an operational amplifier. This paper provides an overview of the Bruton Transformation and the FDNR. The first half of this paper briefly describes the Bruton transformation and reviews the FDNRs proposed to date since the Bruton transformation was first presented. The second half of the paper presents the latest examples of filter integration methods using FDNR proposed by the authors.

Keywords: Analog Integrated Circuits; LC Filters; Bruton Transformation; FDNR (Frequency Dependent Negative Resistor)

1. Introduction

Anti-aliasing low-pass filters are essential circuits for digital signal processing in various electronic devices. In addition, filters have a wide variety of uses, such as high-pass filters that cut DC components and band-pass filters that pass only necessary bands. Looking back at the history, it seems that the origin of the filter is an invention presented in 1915 by G. Campbell in the U.S. and K. Wagner in Germany. They independently proposed the basic concept of filters at about the same time. Subsequently, with the advent of the reactance theorem, image parameter theory, and positive real function theory, design methods for LC filters had been developed in which the reactance function is formed by inductors and capacitors, which are concentrated constant elements. Starting with the invention of the transistor by W. Shockley, J. Bardeen, and W. Brattain in 1948, and the invention of integrated circuits by the J. Kilby patent in 1958 and the R. Noyce patent in 1959, the integration of various electronic circuits was pursued. In the integration of LC filters, it is difficult to implement an inductor with a wound structure to form a magnetic flux inside on a chip. Furthermore, if the cutoff frequency is below the megahertz range, the size of the inductor becomes large. Therefore, researchers at that time investigated methods to realize the function of inductance using semiconductor elements.

Since then, the filter integration techniques that have been used up to the present can be roughly classified into two approaches. One is to factorize the denominator polynomial of the higher-order transfer function derived from the specification into second-order and first-order (odd-order only) sections. The modules of the sections consist of a combination of resistors, capacitors, and active blocks such as operational amplifiers, and are cascaded to construct a desired filter. While this method is easy to design, a block with a high Q value is required, which limits the dynamic range and increases the spread of resistance and capacitance values. The other method is to design an LC filter first as a prototype filter, and then simulate the function of the inductor with active components. This type of filter is called an LC simulation type active filter. Considering that the accuracy of elements implemented on a semiconductor chip is significantly lower than that of individual elements, this method, which uses a resistive doubly terminated LC ladder filter with low element sensitivity as the prototype, has been widely adopted [1].

Two methods are known to realize LC simulation type active filters. The first method is to combine an active block called a gyrator and a capacitor to realize the same impedance as an inductor. This method is called the direct method because each element of the prototype filter and the integrated filter have a one-to-one correspondence. In the first proposed circuit [2], an operational amplifier was used as an active component to compose the gyrator, but gyrators using Operational Transconductance Amplifiers (OTAs) became the mainstream later. In addition, it was found that the gyrator proposed by Riordan can realize various impedance elements other than inductors [2], and it became known as a Generalized Impedance Converter (GIC). The second method is called leapfrog simulation. This method represents each node voltage and current flowing through the elements in the prototype LC filter as a signal flow graph, and simulates the function of the filter with analog operation circuits that performs addition, subtraction, integration, etc. of the signal voltage and the signal current [3]. This method is based on a different principle from the direct method and is called the indirect method. In this method, an operational amplifier was initially used as an active component, and an analog operation circuit was constructed by combining resistors and capacitors. Later, OTAs came to be widely used in place of operational amplifiers. The reason for this is that a differential input OTA can easily add and subtract signals as currents, and an integrator can be easily constructed with only one OTA and one capacitor.

This paper describes the Bruton Transformation which is known as one of the direct methods, and the element called Frequency Dependent Negative Resistor (FDNR) generated by the transformation [4]. Even if all the impedance elements composing the filter are multiplied by the same coefficient, the transfer characteristics do not change. The Bruton Transformation focuses on this point and multiplies the impedance of all elements composing the filter by a coefficient $1/s$ using the Laplace operator s . By converting the impedance sL of the inductor into a resistive element with a value of L , it is possible to achieve integration without the need for inductors.

This paper is structured as follows. Section 2 briefly explains the Bruton Transformation. Section 3 looks back on the FDNRs proposed since the proposal of the Bruton Transformation up to the present day. Section 4 presents the latest examples of filter integration methods using FDNR. Section 5 provides the conclusion.

2. Bruton Transformation

The Bruton Transformation method multiplies the impedance of each passive element in the filter by a factor $1/s$ using the Laplace operator s [4]. Multiplying the impedance of each inductor, resistor, and capacitor by a factor $1/s$ yields the following equations.

$$sL \frac{1}{s} = L \quad (1)$$

$$\frac{1}{sC} \frac{1}{s} = \frac{1}{s^2 C} \quad (2)$$

$$R \frac{1}{s} = \frac{R}{s} \quad (3)$$

As shown in **Figure 1**, an inductor is converted to a resistor, a resistor to a capacitor, and a capacitor to a D element. Setting $s = j\omega$, the impedance Z_D of the D element is expressed as

$$Z_D = -\frac{1}{\omega^2 D} \quad (4)$$




Figure 1. Bruton Transformation.

This is called Frequency Dependent Negative Resistor (FDNR) because it is a negative impedance that depends on ω^2 . Since such an element does not exist as a passive element, it is realized by active components.

In the work by Bruton [4], a realization method of FDNR using GIC was proposed along with the concept of Bruton Transformation. The circuit configuration of the GIC is illustrated in **Figure 2**. The combined impedance of this circuit is expressed as

$$Z_i = \frac{Z_1 Z_3 Z_5}{Z_2 Z_4} \quad (5)$$




Figure 2. Circuit Configuration of GIC.

If any two of Z_1, Z_3, Z_5 in the numerator term in Equation (5) are capacitors with a capacitance value of C and the rest are resistors R , Equation (5) becomes

$$Z_i = \frac{1}{s^2 C^2 R} \quad (6)$$

Thus, an FDNR with an element value of $D = C^2 R$ can be realized.

Applying the Bruton Transformation to the prototype filter shown in **Figure 3** yields the circuit shown in **Figure 4**. Since this circuit behaves exactly the same as the prototype filter without the use of inductors, it can be easily integrated if the D element, FDNR, is realized using active components.




Figure 3. Prototype LPF.




Figure 4. LPF with Bruton Transformation Applied.

Nevertheless, the circuit shown in **Figure 4** has one important problem. The terminal resistors R_s and R_L of the prototype filter are converted into capacitors C_s and C_L by Bruton Transformation. If the D element in **Figure 4** is realized using the GIC shown in **Figure 2**, no DC bias is supplied to the operational amplifiers. This problem can be avoided by connecting R_x in parallel to C_s , as shown by the dashed line in **Figure 4**. To reduce the passband gain error in the low frequency band, it is effective to connect R_y in parallel to C_L at the output termination [5]. In addition, to reduce the degradation of the filter characteristics over the entire frequency band, the resistances of R_x and R_y must be much larger than the impedance level of the filter components.

3. Various Configuration Methods for FDNRs

Since the first proposal of FDNR using GIC, other FDNR configuration methods have been proposed to date. This section introduces some of the main FDNR configuration methods.

3.1. FDNR Configuration with Operational Amplifiers

In addition to the proposal of the GIC shown in **Figure 2**, various configuration methods using operational amplifiers have been proposed [6–22]. The circuit proposed by Molo is shown in **Figure 5** [23]. This circuit can be called a GIC consisting of a single operational amplifier. If the passive elements of this circuit satisfy

$$2Z_1 = Z_4 = Z_6 = R \quad (7)$$

$$Z_2 = Z_3 = Z_5 = \frac{1}{sC} \quad (8)$$




Figure 5. GIC with One Operational Amplifier.

The combined impedance is expressed as

$$Z_{in} = \frac{V_1}{i_1} = \frac{1}{s^2 C^2 R} \quad (9)$$

Compared to the GIC shown in **Figure 2**, this circuit can achieve FDNR with one operational amplifier, but it requires six passive elements, and more precise element value matching is required.

The circuit shown in **Figure 6** consists of fewer passive elements. The composite impedance is expressed as

$$Z_{in} = \frac{1}{s^2 C_1 C_2 R + s(C_1 + C_2)} \quad (10)$$




Figure 6. Lossy FDNR Circuit.

From this equation, it can be seen that the circuit shown in **Figure 6** can realize a composite element as shown in **Figure 7b**, in which a D element with $D = C_1 C_2 R$ and a capacitor with capacitance $C = C_1 + C_2$ are connected in parallel [24]. This is the composite element obtained by applying Bruton Transformation to the parallel composite element of capacitor and resistor shown in **Figure 7a**. This parallel composite element can be regarded as a capacitor with loss, and thus the parallel composite element in **Figure 2b** is called a lossy FDNR. In contrast, a basic FDNR that realizes the impedance shown in Equations (6) and (9) can be called a lossless FDNR. The application of the lossy FDNR is limited to circuits that include a capacitor and a resistor in parallel connection inside the LC circuit. In order to achieve a lossless FDNR using a lossy FDNR, it is necessary to connect a negative impedance converter in parallel.




Figure 7. Lossy Composite Element; (a) Before Bruton Transformation and (b) After Bruton Transformation.

3.2. FDNR Configuration with Other Active Blocks

The circuit constructed using the Second-Generation Current Conveyors (CCII) shown in **Figure 8** functions as an FDNR, assuming the condition given by

$$C_2 = C_1 \left(1 + \frac{R_3}{R_2} \right) \quad (11)$$




Figure 8. FDNR using CCII.

This circuit was proposed as a circuit to construct an oscillator [25]. If the relationship among the element values is set as

$$R_1 = R_3 = R_4 \quad (12)$$

$$R_2 = 2R_1 \quad (13)$$

The composite impedance is expressed as

$$Z_{in} = \frac{1}{s^2 3C_1^2 R_1} \quad (14)$$

and thus, this circuit functions as a lossless FDNR. On the other hand, if the relationship among the element values is set as

$$R_2 = R_1 = R_4 \quad (15)$$

The composite impedance is expressed as

$$Z_{in} = \frac{1}{s^2 C_1^2 R_1 \left(2 + \frac{R_1}{R_3}\right) + s C_1^2 R_1 \left(\frac{R_1 + R_3 + R_4}{R_4}\right)} \quad (16)$$

This equation means that this circuit functions as a lossy FDNR. Also after the proposition of this circuit, techniques for applying FDNR using CCII to oscillators have been proposed [26–28].

A method to realize a floating FDNR using CCII was proposed in 1983 [29]. The circuit configuration is shown in **Figure 9**. The impedance of this floating FDNR is expressed as

$$Z_D = \frac{v_1 - v_2}{i_1} = \frac{1}{s^2 C_1 C_2 R} \quad (17)$$




Figure 9. Floating FDNR using CCII.

It should be noted that while this circuit requires three CCII circuits, it uses only three passive elements. After this proposition, other techniques of constructing a floating FDNR using CCII have been proposed [30–34].

In the field of analog signal processing circuits in general, since the CCII circuit and its usefulness have been recognized, various derivative circuits based on CCII have been proposed. In this trend, various realization methods for FDNR using CCII-derived circuits, such as those using Second-Generation Current Controlled Current-Conveyor (CCCII) [35], Dual Output Second Generation Current Conveyors (DO-CCIIs) [36], Dual X Second-Generation Current Conveyors (DXCCIIs) [37], and Fully Differential Current Conveyor (FDCCII) [38], were proposed. The pioneer of the method was the realization technique using Second-Generation Current Controlled Current-Conveyor (CCCII) [35]. The circuit proposed by Abuelma'atti and Tasadduq is shown in **Figure 10** [35]. The CCCII is a CCII circuit with a series variable resistor built inside the X terminal. The resistance $R_{xi} (i = 1, 2, 3)$ in **Figure 10** is the variable resistance value of each CCCII, and is tuned by the control current $I_{bi} (i = 1, 2, 3)$. The composite impedance of this circuit is expressed as

$$Z_1 = R_{x1} + R_{x2} + \frac{1}{s^2 C_1 C_2 R_{x3}} \quad (18)$$




Figure 10. FDNR using CCCII.

In this equation, the third term represents the impedance of the lossless FDNR.

Various analog active blocks other than CCII-based blocks were also applied to realize FDNRs. The analog blocks utilized are as follows: Differential Voltage Current Conveyor (DVCC) [39,40], Differential Voltage Current Conveyor Transconductance Amplifiers (DVCCTA) [41], Current Backwards Trans-Conductance Amplifier (CBTA) [42], Voltage Differencing Transconductance Amplifiers (VDTA) [43–45], Voltage Differencing Current Conveyor (VDCC) [46–49], and Differential Voltage to Current Converter (DVTC) [50], Operational Floating Conveyors (OFC) [51], Differential-input Buffered and Transconductance Amplifier (DBTA) [52], Variable Gain Amplifier (VGA) [53], Current feedback operational amplifier (CFOA) [54–56].

While the configuration techniques introduced above can be summarized as combining active blocks with resistors and capacitors, methods that are not bound by that concept have also been proposed. Examples include the active- R method with operational amplifiers and resistors only [57], the method using multiple OTAs and capacitors [58], and the method using a new circuit called capacitive gyrator [59]. In addition to the method described in 3.1, the methods using operational amplifiers and DVCCs have also been proposed for FDNR oscillators [60–64]. Furthermore, FDNRs intended for application to switched capacitor filters have also been proposed [65–72].

4. Example of Integrated Filter Configuration Using Lossy FDNR

As described in 3.1, a lossy FDNR can be realized with a single operational amplifier, which is advantageous in terms of circuit size and power consumption compared to a lossless FDNR using a GIC that uses two operational amplifiers. In this section, examples of an integrated filter design using a lossy FDNR are presented.

4.1. Prototype Filter and Bruton Transformation

In the work by Tanimoto et al., a third-order resistive singly terminated lossy LC ladder filter is used as the prototype filter, as shown in **Figure 11** [73]. Applying the Bruton Transformation to the filter yields the result shown in **Figure 12**. The part surrounded by the dashed line can be realized with the lossy FDNR in **Figure 6**. Considering low element sensitivity, the prototype circuit should be a resistive doubly terminated filter. However, singly terminated filters also have an advantage, which is that there is no capacitor transformed from the input termination resistor R_x in **Figure 4**. Thus there is no need for a high resistor for bias supply. In addition, the filter proposed by

Tanimoto et al. has one more advantage that the filter does not generate an offset voltage in principle [73]. If the part surrounded by the dashed line in **Figure 12** is realized with the FDNR in **Figure 6**, the offset of the operational amplifier does not affect the output of the filter because the capacitor breaks up the DC path. Nevertheless, the operating bias of the operational amplifier is self-contained. This is an important property for its introduction into portable communication devices.




Figure 11. 3rd Order LPF.




Figure 12. 3rd Order LPF After Bruton Transformation.

4.2. Filter Using Lossy FDNR with CCII

Figure 13 illustrates the lossy FDNR proposed by the authors' group [74]. A CCII and a Multi-Output CCII (MOCCII) are employed as active blocks. The lossy FDNR is applied to a third-order low-pass filter as shown in **Figure 14**. The prototype circuit is the filter shown in 11. The parts surrounded by dashed lines in both figures correspond each other.

The voltage and the current characteristics of MOCCII and CCII are respectively given as

$$\begin{bmatrix} V_x \\ I_y \\ I_{z1} \\ I_{z2} \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ \alpha & 0 & 0 & 0 \\ \beta & 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} I_x \\ V_y \\ V_{z1} \\ V_{z2} \end{bmatrix} \quad (19)$$

$$\begin{bmatrix} V_x \\ I_y \\ I_z \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 0 \\ \gamma & 0 & 0 \end{bmatrix} \begin{bmatrix} I_x \\ V_y \\ V_z \end{bmatrix} \quad (20)$$




Figure 13. Lossy FDNR Proposed by Matsumoto [74].




Figure 14. 3rd Order LPF with Lossy FDNR.

Although the gain of the current transfer characteristic of CCII is 1 generally, in this filter, the gains are set to α and β for the MOCCII, and γ for the CCII. The purpose is to provide the function of a capacitance multiplier, by which the large capacitance required for a low frequency filter is realized even with a small capacitor [75].

The CCII with C_L in **Figure 14** is the capacitance multiplier that increases the capacitance C_L by a certain factor. The diagram of that part is shown again in **Figure 15**. With the current amplification factor from the X terminal to the Z terminal as γ , the combined impedance of this circuit is expressed as

$$\frac{v_i}{i_i} = \frac{v_i}{i_x + i_z} = \frac{v_i}{sC_L v_i + \gamma sC_L v_i} = \frac{1}{s(1 + \gamma)C_L} \quad (21)$$




Figure 15. How to Scaling.

In this way, the capacitance multiplier is a circuit that lowers the substantial impedance by the amplified signal current to achieve $(1 + \gamma)$ times the capacitance. The CCII and the MOCCII the lossy FDNR also operate based on the same principle to make the connected capacitance C_{s1} and C_{s2} appear larger. The function of the Z 2 terminal of MOCCII is similar to the capacitance multiplier in basic principle, and in this FDNR, the resistance R_s can be reduced by a factor of $1/\beta$ due to the current amplification factor β .

Considering the current amplification factors α , β , and γ , the composite impedance of the lossy FDNR shown in **Figure 13** is expressed as

$$T(s) = \frac{1}{s^2(1 + \alpha)C_{s1}(1 + \gamma)C_{s2}\beta R_s + s[(1 + \alpha)C_{s1} + (1 + \gamma)C_{s2}]} \quad (22)$$

By setting the coefficients to large values, the capacitances and the resistance can be reduced to small values without changing the composite impedance.

4.3. Element Value of Filter

Although the calculation method for deriving the element values of the LC ladder filters is complicated, it has already been established [76]. However, the method assumes that the elements other than the terminating resistors are reactance elements. Thus, no systematic design method has been found for LC filters in which loss is added to the reactance element, as shown in **Figure 11**. For relatively low order filters (empirically 4th order or lower), it is

possible to obtain the element value by comparing the coefficients of the denominator polynomial of the desired transfer function and the transfer function derived from the prototype filter with the loss [77].

As a design example, consider the third-order Butterworth characteristic realized by the prototype filter shown in **Figure 11**. The transfer function of the third-order Butterworth characteristic is as follows:

$$T(s) = \frac{1}{s^3 + 2s^2 + 2s + 1} \quad (23)$$

On the other hand, the transfer function of the prototype filter is as follows:

$$T(s) = \frac{1}{A_3s^3 + A_2s^2 + A_1s + 1} \quad (24)$$

$$A_1 = L_1L_3C_2 \quad (25)$$

$$A_2 = L_1(G_2L_3 + C_2) \quad (26)$$

$$A_3 = L_1G_2 + L_1 + L_3 \quad (27)$$

where the value of the termination resistor R_L is set to 1, and $G_2 = 1/R_2$. Comparing the filter in **Figure 11** with a lossless LC filter, an extra loss resistance R_2 of the capacitor C_2 is added, thus the number of element value variables increases by one. This means that there is one degree of freedom in design. Here, using the loss factor δ , the variable is transformed as

$$\frac{1}{R_2} = \delta C_2 \quad (28)$$

By comparing the coefficients of Equations (23) and (24), simultaneous equations are obtained. Solving the equations for each element value, the following solutions are obtained:

$$L_1 = \frac{3 - 6\delta + 4\delta^2 - \delta^3}{2 - \delta} \quad (29)$$

$$L_3 = \frac{1}{2 - \delta} \quad (30)$$

$$G_2 = \delta C_2 = \frac{\delta(2 - \delta)^2}{3 - 6\delta + 4\delta^2 - \delta^3} \quad (31)$$

Once the value of δ is determined, the element value can be derived from (31). Here, the condition for determining the value of δ is set as $L_1 = L_3$. From Equations (29) and (30), the solution is $\delta = 0.456311$. This results in element values of $L_1 = L_3 = 0.6478$ and $G_2 = 1.0874$.

The composite impedance of the part surrounded by the broken line in **Figure 12** is expressed as

$$\frac{v_i}{i_i} = \frac{1}{s^2C_2 + sG_2} \quad (32)$$

On the other hand, that in **Figure 9** is expressed as

$$\frac{v_i}{i_i} = \frac{1}{s^2C_{s1}C_{s2}R_s + s(C_{s1} + C_{s2})} \quad (33)$$

where it is here assumed that the capacitance multiplier and the resistance reduction function do not operate, namely, $\alpha = \gamma = 0$ and $\beta = 1$. These multiplication factors are applied after frequency scaling and impedance scaling of the normalized element values taking into account the possibility of implementing on an IC chip.

Comparing the coefficients in Equations (32) and (33), the following simultaneous equations are obtained:

$$\begin{cases} C_2 = C_{s1}C_{s2}R_s \\ G_2 = C_{s1} + C_{s2} \end{cases} \quad (34)$$

In the lossy FDNR shown in **Figure 13**, the number of passive elements is three, thus the degree of freedom in design increases by one more. Here, setting $C_{s1} = C_{s2}$ and solving Equation (34) yields $C_{s1} = C_{s2} = 0.5437$ and $R_s = 8.0615$.

The cutoff frequency of the filter is set to 1 kHz for use as an anti-aliasing filter for electromyographs. Setting resistances R_1 and R_3 to 200 k Ω , the following values are obtained by scaling the element values described above:

$$\begin{cases} R_1 = R_3 = 200 \text{ k}\Omega \\ R_s = 24.9 \text{ M}\Omega \\ C_{s1} = C_{s2} = 281 \text{ pF} \\ C_L = 515 \text{ pF} \end{cases} \quad (35)$$

As shown in this element value list, the values of the capacitances and resistor R_s are too large to be implemented on an IC chip. Therefore, further scaling is performed by the capacitance multiplier and the resistance reduction function using the current amplification factor, α, β and γ of CCII and MOCCII. By setting $\alpha = \gamma = 9$, the apparent capacitance value can be increased by a factor of 10 from Equation (21), thus the capacitance of each capacitor can be reduced to 1/10. Similarly by setting $\beta = 10$ without changing the signal voltage at the Z_2 terminal of MOCCII, the value of R_s can be reduced to 1/10. Each element value obtained in this way is shown again below:

$$\begin{aligned} R_1 &= R_3 = 200 \text{ k}\Omega \\ R_s &= 2.49 \text{ M}\Omega \\ C_{s1} &= C_{s2} = 28.1 \text{ pF} \\ C_L &= 51.5 \text{ pF} \end{aligned} \quad (36)$$

These reduced element values contribute to reducing the area of passive elements implemented on the chip.

Detailed circuit diagrams of CCII and MOCCII used in this filter are shown in **Figures 16** and **17**, respectively. The values of current amplification factors α, β and γ for CCII and MOCCII are set by the gate widths of transistors M9-12 in CCII and M9-12 and M13-16 in MOCCII, respectively.




Figure 16. Circuit Diagram of the CCII+.




Figure 17. Circuit Diagram of the MOCCH+.

4.4. Characteristics

Simulations were performed using the circuit simulator LTspice. The filter is undergoing integration in a $0.6\mu\text{m}$ process using a chip prototyping service for universities. The $0.6\mu\text{m}$ process BSIM3v3 was used as the transistor model for the simulation.

To construct a circuit with the same function as the lossy FDNR shown in **Figure 13** through conventional method, floating capacitance multipliers would be applied to the two capacitors in the circuit of **Figure 6**. Several methods of constructing floating capacitance multipliers are known, and recently the authors' group has proposed the circuit configuration shown in **Figure 18** [78]. The operational amplifier used in the conventional circuit is the circuit shown in the work by Tanimoto et al. [73].




Figure 18. Floating Capacitance Multiplier Constructed of an MOCCH.

Figure 19 shows the gain characteristics. The solid red line, the dotted blue line and the dashed green line represent the characteristics of the proposed circuit, the conventional circuit, and the theoretical value, respectively. This figure shows that the third-order Butterworth slow-pass characteristic has been achieved. **Figure 20** shows the temperature characteristic. The first order and the second order temperature coefficients of resistance are $TC1 = 1000\text{ ppm}/^\circ\text{C}$ and $TC2 = 10\text{ ppm}/^\circ\text{C}$, respectively.




Figure 19. Amplitude Characteristics.




Figure 20. Temperature Characteristic of Proposed Filter.

The result of the transient analysis of the proposed circuit is illustrated in **Figure 21**. The frequency of the input signal is 100 Hz. The dashed blue line indicates the input voltage and the solid red line indicates the output voltage. This figure shows that the filter circuit operates stably without oscillation and that the amplitude of the signal with the frequency equal to the cutoff frequency is -3 dB. **Table 1** summarizes other results, where V_{\max} is the maximum input voltage at which the THD of the output signal is less than 5%, and V_{noise} is the input referred noise between 1 Hz and 1 MHz. These results show that the proposed circuit is superior to the circuit constructed by the conventional method.




Figure 21. Input and Output Signals of Proposed Filter.

Table 1. Other Results of Filters.

	Proposed	Conventional
Power	$146 \mu W$	$177 \mu W$
V_{\max}	0.44 V	0.24 V
V_{noise}	3.3 mV	4.4 mV
S/N	42 dB	37 dB

5. Conclusion

This paper has provided an overview of the Bruton Transformation and FDNRs, and introduces recent design example. The FDNR is a special element generated by the Bruton Transformation. Its impedance is a negative impedance that depends on ω^2 . Since such an element does not exist as a passive element, it is realized by using active blocks.

The first half of this paper has presented examples of various FDNR configurations that had been proposed since FDNR first appeared with the Bruton Transformation. With the help of the active block function, various efforts have been made to generate a function equivalent to the square of the impedance of the capacitor. Most of them consist of adding passive elements to existing active blocks such as operational amplifiers and CCII. However, it is also emerging that attempts to constitute an FDNR with a small number of passive elements and active blocks are concentrated in a limited number of configuration methods. The trend in research has shifted to a variety of active blocks derived from the well-known active blocks, operational amplifiers and CCII, with the aim of improving FDNR characteristics and adding functions such as tunability. Incidentally, the first proposed GIC is still in use today because it exhibits very good characteristics within the operating bandwidth of the operational amplifier employed.

On the other hand, a new circuit called lossy FDNR has appeared. The authors imagine that this may be the result of leaving the loss component uncanceled in the research process of lossless FDNR and developing a new use for it. Lossy FDNRs have a great advantage over lossless FDNRs in that they can generally be configured with fewer active blocks. The second half of this paper has presented an example of a method for integrating LC filters using its lossy FDNR. The filter is composed of CCII including an MOCCII as active blocks. For low frequency applications, the CCII have current amplification factors to realize capacitance multiplier function that increases the apparent capacitance from a capacitor with a small capacitance, thereby reducing the area of elements implemented on IC chip.

Although the Bruton Transformation seems to be a minor method of integrating LC filters compared to gyrator-C type and leapfrog filters, there is a good possibility that circuit configurations and design methods will emerge that take advantage of its strengths. The author's group is studying several other lossy and lossless FDNRs and will publish them in due course in the near future.

Author Contributions

Conceptualization, F.M.; data curation, F.M. writing-original draft preparation, F.M. and T.I.; writing-review and editing, F.M.; analysis and classification of conventional methods, T.I., organizing references, T.I. All authors have read and agreed to the published version of the manuscript.

Funding

This work received no external funding.

Institutional Review Board Statement

Not applicable.

Informed Consent Statement

Not applicable.

Data Availability Statement

All data are shown in the authors' published papers cited in this paper.

Acknowledgments

The authors would like to thank Mr. Nishi, Mr. Kihara, and Mr. Shigihara for their assistance in writing this paper.

Conflicts of Interest

The authors declare no conflict of interest.

References

1. Orchard, H. Inductorless filters. *Electron. Lett.* **1966**, 2, 224–225.
2. Riordan, R. Simulated inductors using differential amplifiers. *Electron. Lett.* **1967**, 3, 50–51.
3. Girling, F.; Good, E. The Leapfrog or Active Ladder Synthesis. *Wirel. World* **1970**, 76, 341–345.
4. Bruton, L. Network transfer functions using the concept of frequency-dependent negative resistance. *IEEE Trans. Circuit Theory* **1969**, 16, 406–408.
5. Schaumann, R.; Van Valkenburg, M.E.; Xiao, H. *Design of Analog Filters*; Oxford Univ. Press: New York, NY, USA, 2001; pp. 553–553.
6. Schmidt, C. Inductorless low-pass filters. *IEEE J. Solid-State Circuits* **1971**, 6, 412–413.
7. Antoniou, A. Bandpass transformation and realization using frequency-dependent negative resistance elements. *IEEE Trans. Circuit Theory* **1971**, 18, 297–299.
8. Bruton, L.; Pederson, R.; Treleaven, D. Low frequency compensation of FDNR low-pass filters. *Proc. IEEE* **1972**, 60, 444–445.
9. Bruton, L.; Ramakrishna, K. On the high-frequency limitations of active ladder networks. *IEEE Trans. Circuits Syst.* **1975**, 22, 704–708.
10. Martin, K.; Sedra, A. Optimum design of active filters using the generalized immittance converter. *IEEE Trans. Circuits Syst.* **1977**, 24, 495–503.
11. Bui, N.; Hasler, M.; Huynh, L. On Antoniou's method for bandpass filters with FDNR and FDNC elements. *IEEE Trans. Circuits Syst.* **1978**, 25, 169–172.
12. Hutchison, J.; Lee, F. Some notes on practical FDNR filters. *IEEE Trans. Circuits Syst.* **1981**, 28, 243–245.
13. Skritek, P. Comparison of overload and noise characteristics of FDNR circuits. *IEEE Trans. Circuits Syst.* **1983**, 30, 500–503.
14. Tomawski, L. A resonant bridge with frequency-dependent negative resistance. *IEEE Trans. Instrum. Meas.* **1988**, 37, 45–48.
15. Yang, X.; Shiyang, Z. Design of FDNR continuous time MOSFET-C band-pass filters with low sensitivity and fewer number of op-amps. In Proceedings of the 1991 IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, Singapore, 11–14 June 1991; pp. 1335–1338.
16. Yang, X.; Shiyang, Z. On design of FDNR continuous time MOSFET-C band-pass filters. In Proceedings of the 1991 International Conference on Circuits and Systems, Shenzhen, China; 16–17 June, 1991; pp. 692–695.
17. Tekin, A.; Elwan, H.; Pedrotti, K.; et al. Noise-shaped post-mixer blocker filter for integrated receivers. In Proceedings of the 2008 International Conference on Microelectronics, Sharjah, United Arab Emirates, 14–17 December 2008; pp. 325–328.
18. Tekin, A.; Elwan, H.; Ismail, A.; et al. Noise-shaping gain-filtering techniques for integrated receivers. *IEEE J. Solid-State Circuits* **2009**, 44, 2689–2701.
19. Sivasubramaniam, J.; Elwan, H.; Ismail, A.; et al. A 70-mW ISDB-T Tuner for VHF and UHF Bands. *IEEE Trans. Circuits Syst. II Exp. Briefs* **2012**, 59, 321–325.
20. Mahmoud, S.; Abdallah, A.; Khalid, S. A 5.2nV/√Hz noise density third-order FDNR filter for DVBH mobile-TV receiver. In Proceedings of the 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS), Abu Dhabi, United Arab Emirates, 8–11 December 2013; pp. 881–884.
21. Aldabbagh, F.; Almalah, N. Low frequency filters design based on frequency dependent negative resistance (FDNR). In Proceedings of the 2018 International Conference on Advanced Science and Engineering (ICOASE), Duhok, Iraq, 9–11 October 2018; pp. 503–506.
22. Mishonov, T.M.; Dimitrova, I.M.; Serafimov, N.S.; et al. Q-factor of the resonators with frequency dependent negative resistor. *IEEE Trans. Circuits Syst. II Express Briefs* **2021**, 69, 694–698.
23. Molo, F. Parallel resonator with a resistance and a frequency dependent negative resistance realized with a single operational amplifier. *IEEE Trans. Circuits Syst.* **1974**, 21, 783–788.
24. Soundarajan, K. Nonideal performance of single amplifier simulated frequency dependent negative resistances. *IEEE Trans. Circuits Syst.* **1976**, 23, 573–577.
25. Soliman, A. Realisation of frequency-dependent negative-resistance circuits using two capacitors and a single current conveyor. *IEE Proc.* **1978**, 125, 1336–1337.

26. Nandi, R. Novel grounded-capacitor ideal FDNR and oscillator using current conveyors. *Electron. Lett.* **1982**, *18*, 145–146.
27. Soliman, A.M. Generation of oscillators based on grounded capacitor current conveyors with minimum passive components. *J. Circuits Syst. Comput.* **2009**, *18*, 857–873.
28. Hasan, S.; Khan, I.A. Multi-scroll chaos generator using current conveyors. In Proceedings of the 2009 International Multimedia, Signal Processing and Communication Technologies, Aligarh, India, 14–16 March 2009; pp. 229–232.
29. Nandi, S.; Jana, P.; Nandi, R. Floating ideal FDNR using current conveyors. *Electron. Lett.* **1983**, *19*, 251.
30. Nandi, S.; Jana, P.; Nandi, R. Novel floating ideal tunable FDNR simulation using current conveyors. *IEEE Trans. Circuits Syst.* **1984**, *31*, 402–403.
31. Abdalla, Y. Comment on "Novel floating ideal tunable FDNR simulation using current conveyors." *IEEE Trans. Circuits Syst.* **1985**, *32*, 303.
32. Pal, K. Floating inductance and FDNR using positive polarity current conveyors. *Act. Passive Electron. Compon.* **2004**, *27*, 81–83.
33. Yuce, E.; Cicekoglul, O.; Minaei, S. Novel floating inductance and FDNR simulators employing CCII+s. *J. Circuits Syst. Comput.* **2006**, *15*, 75–81.
34. Kaçar, F.; Kuntman, H. New realization of FDNR and sixth order band pass filter application. In Proceedings of the 2011 20th European Conference on Circuit Theory and Design (ECCTD), Linköping, Sweden, 29–31 August 2011; pp. 381–384.
35. Abuelma'atti, M.T.; Tasadduq, N. Electronically tunable capacitance multiplier and frequency-dependent negative-resistance simulator using the current-controlled current conveyor. *Microelectron. J.* **1999**, *30*, 869–873.
36. Minaei, S.; Yuce, E.; Cicekoglul, O. A versatile active circuit for realising floating inductance, capacitance, FDNR and admittance converter. *Analog Integr. Circuits Signal Process.* **2006**, *47*, 199–202.
37. Yuce, E. Floating inductance, FDNR and capacitance simulation circuit employing only grounded passive elements. *Int. J. Electron.* **2006**, *93*, 679–688.
38. Firat, K.; Kuntman, H. Novel electronically tunable FDNR simulator employing single FDCCII. In Proceedings of the 2009 European Conference on Circuit Theory and Design, Antalya, Turkey, 23–27 August 2009. pp. 21–24.
39. Jaikla, W.; Siripruchyanun, M. Realization of current conveyors-based floating simulator employing grounded passive elements. In Proceedings of the ECTI-CON 2007, Chiang Mai, Thailand, 9–12 May 2007; pp. 89–92.
40. Siripruchyanun, M.; Phattanasak, M.; Jaikla, W. Temperature-insensitive, current conveyor-based floating simulator topology. In Proceedings of the 2007 International Symposium on Integrated Circuits, Singapore, 26–28 September 2007; pp. 65–68.
41. Jantakun, A.; Pisutthipong, N.; Siripruchyanun, M. A synthesis of temperature insensitive/electronically controllable floating simulators based on DV-CCTAs. In Proceedings of the 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, Pattaya, Thailand, 6–9 May 2009; pp. 560–563.
42. Ayten, U.E.; Sagbas, M.; Herencsar, N.; et al. Novel floating FDNR, inductor and capacitor simulator using CBTA. In Proceedings of the 2011 34th International Conference on Telecommunications and Signal Processing (TSP), Budapest, Hungary, 18–20 August 2011; pp. 312–316.
43. Tangsrirat, W.; Mongkolwai, P. VDTA-based floating FDNR simulator topology. *KMITL Sci. Technol. J.* **2013**, *13*, 17–21.
44. Gupta, P.; Srivastava, M.; Prasad, D.; et al. A generalized grounded impedance simulator/grounded impedance scaling circuit with electronic tuning. In Proceedings of the 2018 5th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, 22–23 February 2018; pp. 771–776.
45. Srivastava, M.; Gupta, P.; Prasad, D.; et al. New electronically tunable floating FDNR configuration employing grounded capacitances. In Proceedings of the 2018 5th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, 22–23 February 2018; pp. 754–759.
46. Kartci, A.; Ayten, U.E.; Herencsar, N.; et al. Application possibilities of VDCC in general floating element simulator circuit. In Proceedings of the 2015 European Conference on Circuit Theory and Design (ECCTD), Trondheim, Norway, 24–26 August 2015. pp. 1–4.

47. Srivastava, M.; Roy, A.; Singh, R.; et al. New VDCC based electronically tunable grounded frequency dependent negative resistance simulator employing grounded passive elements. In Proceedings of the 2017 Recent Developments in Control, Automation & Power Engineering (RDCAPE), Noida, India, 26–27 October 2017; pp. 313–317.
48. Prasad, D.; Srivastav, M. Novel Ms2 type FDNR simulation configuration with electronic control and grounded capacitances. In Proceedings of the 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Batumi, Georgia, 5–8 December 2017; pp. 160–164.
49. Srivastava, M.; Roy, A.; Singh, R. New grounded FDNR simulation circuit with electronic control. In Proceedings of the 2017 2nd International Conference on Telecommunication and Networks (TEL-NET), Noida, India, 10–11 August 2017.
50. Likhitkitwoerakul, N.; Roongmuanpha, N.; Tangsirat, W. Floating impedance simulator realization. In Proceedings of the 2020 17th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON), Phuket, Thailand, 24–27 June 2020; pp. 345–348.
51. Parveen, T.; Ahmed, M. OFC based versatile circuit for realization of impedance converter, grounded inductance, FDNR and component multipliers. In Proceedings of the 2009 International Multimedia, Signal Processing and Communication Technologies, Aligarh, India, 14–16 March 2009; pp. 81–84.
52. Vavra, J.; Bajer, J.; Biolek, D. Frequency dependent negative resistor based on differential-input buffered and transconductance amplifier. In Proceedings of the 2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel, Eilat, Israel, 14–17 November 2012. pp. 1–4.
53. Domansky, O.; Sotner, R.; Petrzela, J.; et al. Higher order differentiator block for synthesis of controllable frequency dependent elements. In Proceedings of the 2017 27th International Conference Radioelektronika (RADIOELEKTRONIKA), Brno, Czech Republic, 19–20 April 2017. pp. 1–5.
54. Sotner, R.; Jerabek, J.; Langhammer, L.; et al. Design of electronically adjustable fractional order immittances using single active device. In Proceedings of the 2020 43rd International Conference on Telecommunications and Signal Processing (TSP), Milan, Italy, 7–9 July 2020; pp. 578–582.
55. Alpaslan, H.; Yuce, E.; Minaci, S. CFOA-based floating simulator suitable for realizing frequency dependent negative resistor. In Proceedings of the 2022 19th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON), Prachuap Khiri Khan, Thailand, 24–27 May 2022. pp. 1–3.
56. Alpaslan, H.; Yuce, E.; Minaei, S. CFOA-based floating frequency dependent negative resistor, floating capacitance multiplier, and simulated floating inductor. *AEU-Int. J. Electron. Commun.* **2023**, *160*, 154514.
57. Nandi, R. Novel active-R ideal frequency-dependent negative-resistance simulation. *Proc. IEEE* **1979**, *67*, 1080.
58. Rezvanitabar, A.; Babamir, S.M.; Behmanesh, B.; et al. A tunable-Q 4-path bandpass filter with Gm-C second-order baseband impedances. In Proceedings of the 2017 Iranian Conference on Electrical Engineering (ICEE), Tehran, Iran, 2–4 May 2017; pp. 244–248.
59. Prodanov, V.I.; Green, M.M. A current-mode FDNR circuit element using capacitive gyrators. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'94), London, UK, 30 May–2 June 1994; pp. 409–412.
60. Genin, R. A sine wave generator using a frequency-dependent negative conductance. *Proc. IEEE* **1975**, *63*, 1611–1612.
61. Elwakil, A.S.; Kennedy, M.P. Chaotic oscillator configuration using a frequency dependent negative resistor. In Proceedings of the 1999 IEEE International Symposium on Circuits and Systems (ISCAS), Orlando, FL, USA, 30 May–2 June 1999; pp. 399–402.
62. Ahmed, M.T. On the realization of some low-component frequency generators. *Proc. IEEE* **1977**, *65*, 1720–1721.
63. Alpaslan, H. A modified VDVTA and its applications to floating simulators and a quadrature oscillator. *Microelectron. J.* **2016**, *51*, 1–14.
64. Shukla, N.; Srisuchinwong, B. A Unity-Gain FDNR Approach to a Six-Component Sinusoidal Oscillator Based on a Single Op-Amp. In Proceedings of the 2019 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), Kolkata, India, 10–12 October 2019; pp. 17–20.
65. Temes, G.; Orchard, H.; Jahanbegloo, M. Switched-capacitor filter design using the bilinear z-transform. *IEEE*

- Trans. Circuits Syst.* **1978**, 25, 1039–1044.
66. Hosticka, B.; Moschytz, G. Switched-capacitor filters using FDNR-Like super capacitances. *IEEE Trans. Circuits Syst.* **1980**, 27, 569–573.
 67. Faruque, S.; Vlach, M.; Vlach, J.; et al. FDNR switched-capacitor filters insensitive to parasitic capacitances. *IEEE Trans. Circuits Syst.* **1982**, 29, 589–595.
 68. Cooperman, M.; Kapral, C.W. Integrated switched-capacitor FDNR filter. *IEEE J. Solid-State Circuits* **1983**, 18, 378–383.
 69. Ono, T. Switched-capacitor impedance simulation circuits realized with simplified circuit structure. In Proceedings of the 1997 IEEE International Symposium on Circuits and Systems (ISCAS), Hong Kong, China, 9–12 June 1997; pp. 321–324.
 70. Ono, T. Switched-capacitor impedance simulation circuits realized with current conveyor. In Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, USA, 31 May–3 June 1998; pp. 367–370.
 71. Ono, T. A synthesis of switched capacitor frequency dependent negative capacitor using common delay branches. In Proceedings of the ICECS'99. 6th IEEE International Conference on Electronics, Circuits and Systems, Pafos, Cyprus, 5–8 September 1999; pp. 1349–1352.
 72. Kamath, V.D.; George, M.A.; Kamath, D.V. Analysis of Effect of Non-idealities of Active Devices in Tunable Grounded Positive and Negative Impedance Multiplier. In Proceedings of the 2022 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT), Bangalore, India, 8–10 July 2022.
 73. Tanimoto, H.; Itakura, T.; Ueno, T.; et al. An offset-free LPF for $\pi/4$ -shift QPSK signal generator. In Proceedings of the 1996 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 8–10 February 1996; pp. 284–285.
 74. Matsumoto, F.; Nishi, T.; Kihara, K. Study of Low-Frequency LPF Using Lossy FDNR Realized with CCII. *Proc. Int. Tech. Conf. Circuits/Syst. Comput. Commun.* **2024**, 2, 1–4.
 75. Ruiz, J.A.; Lopez-Martin, A.; Ramirez-Angulo, J. Three Novel Improved CMOS Capacitance Scaling Schemes. *Proc. IEEE Int. Symp. Circuits Syst.* **2010**, 1304–1307.
 76. Van Valkenburg, M. *Analog Filter Design*; Holt, Rinehart, and Winston: New York, NY, USA, 1982; pp. 399–426.
 77. Tanimoto, H.; Itakura, T. On Massara's Method for Reducing Element-Value Spread by using Lossy FDNR. *Pap. Tech. Meet. Electron. Circuits IEE Jpn.* **1997**, 1, 59–64.
 78. Matsumoto, F.; Ohtsu, H. Consideration of Integrated Low-Frequency Low-Pass Notch Filter Employing CCII Based Capacitance Multipliers. *IEICE Trans. Fundam. Electron. Commun. Comput. Sci.* **2024**, 107, 114–118.



Copyright © 2025 by the author(s). Published by UK Scientific Publishing Limited. This is an open access article under the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

Publisher's Note: The views, opinions, and information presented in all publications are the sole responsibility of the respective authors and contributors, and do not necessarily reflect the views of UK Scientific Publishing Limited and/or its editors. UK Scientific Publishing Limited and/or its editors hereby disclaim any liability for any harm or damage to individuals or property arising from the implementation of ideas, methods, instructions, or products mentioned in the content.