Skip to main content Skip to journal navigation menu Skip to site footer
contact@ukscip.com
Review

An Extensive Analysis of Techniques and Developments in the Progress of RISC-V Customization and Hardware/Software Co-Design

Jala Himabindhu ORCID ,  Shaik Karimullah ORCID
    Received: 22 October 2025; Revised: 10 December 2025; Accepted: 13 January 2026; Published: 18 August 2026

    Abstract

    Co-designing hardware and software and customizing Reduced Instruction Set Computer-V (RISC-V) have become important strategies for maximizing computer systems' performance, adaptability, and resource efficiency. Architectural review, neural network-based partitioning, and reconfigurable array designs are some of the major developments in the field of co-design concepts explored in this research work. The major advances in parallel computing and automation of the design process include the Adaptive Dataflow Architecture for Processing and Training Optimization (ADAPTO) array, Configurable Tagged Memory Extension (COMET) technique, and Kahn Process Networks. Dynamic micro-decoders, unique instruction set, and vector extensions for Artificial Neural Network (ANN) optimization are a few of the important developments in this area. It comprehensively compares the performance improvement, resource usage, and design automation framework that overcomes the current constraints for the broadening of RISC-V applications to many computing domains. The paper also underlines some state-of-the-art techniques. Current innovations enable us to realize a number of new technologies, which utilize advanced techniques, such as hardware-software co-design; adaptive pipelines; and intelligent memory management, leading to greatly enhanced computation efficiency. A number of the new methods being studied for both AI and edge computing are: custom neural processors, low-power accelerators, automated high-level synthesis tools, etc., all providing alternate means to meet increasing requirements for AI and edge computing use. All of these factors contribute to improved performance, lower latencies, and optimized use of resources and therefore, place RISC-V processing architectures as being the preferred architecture for the Intelligent Computing Solutions of the future.

    Keywords

    References

    1. 1. Zou, X.; Peng, Y.; Li, T.; et al. Accelerating Blake3 in RISC-V. In Proceedings of the 2023 2nd International Conference on Computing, Communication, Perception and Quantum Technology (CCPQT), Xiamen, China, 4–7 August 2023. DOI: https://doi.org/10.1109/CCPQT60491.2023.00057
    2. 2. Choudhury, A.; Siddamal, S.V.; Mallidue, J. An optimized RISC-V processor with five stage pipelining using Tournament Branch Predictor for efficient performance. In Proceedings of the 2022 International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER), Shivamogga, India, 14–15 October 2022. DOI: https://doi.org/10.1109/DISCOVER55800.2022.9974891
    3. 3. Dow, H.-K.; Li, T.; Miles, W.; et al. SHORE: Hardware/Software Method for Memory Safety Acceleration on RISC-V. In Proceedings of the 2021 58th ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 5–9 December 2021. DOI: https://doi.org/10.1109/DAC18074.2021.9586293
    4. 4. Yu, H.; Yuan, G.; Kong, D.; et al. An Optimized Implementation of Activation Instruction Based on RISC-V. Electronics 2023, 12, 1986. DOI: https://doi.org/10.3390/electronics12091986
    5. 5. Raza, M.A.; Shahzad, I.; Anwar, H.; et al. An Optimum Design and Implementation of a 16-bit ALU on CADENCE Using RISC-V Architecture. In Proceedings of the 2023 IEEE International Conference on Emerging Trends in Engineering, Sciences and Technology (ICES&T), Bahawalpur, Pakistan, 9–11 January 2023. DOI: https://doi.org/10.1109/ICEST56843.2023.10138869
    6. 6. Karimullah, S.; Vishnuvardhan, D. Pin density technique for congestion estimation and reduction of optimized design during placement and routing. Appl. Nanosci. 2023, 13, 1819–1828. DOI: https://doi.org/10.1007/s13204-021-02173-z
    7. 7. Bhargavi, M.B.; Harshith, G.S.S.; Parameswaran, S.; et al. Optimizing LU Decomposition with RISC-V Based Hardware Acceleration. In Proceedings of the 2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Knoxville, TN, USA, 1–3 July 2024. DOI: https://doi.org/10.1109/ISVLSI61997.2024.00047
    8. 8. Xu, Y.; Yu, Z.; Tang, D.; et al. Towards Developing High Performance RISC-V Processors Using Agile Methodology. IEEE Micro 2023, 43, 98–106. DOI: https://doi.org/10.1109/MM.2023.3273562
    9. 9. Wang, J.; Wang, L.; Wang, P. Optimisation of x264 encoder acceleration based on RISC-V vector instructions. In Proceedings of the 2023 3rd International Symposium on Computer Technology and Information Science (ISCTIS), Chengdu, China, 7–9 July 2023. DOI: https://doi.org/10.1109/ISCTIS58954.2023.10213200
    10. 10. Deng, J.; Ye, Z.; Zhou, K.; et al. Design of Software-Hardware Collaborative Graph Computing Accelerator Based on RISC-V. In Proceedings of the 2022 7th International Conference on Integrated Circuits and Microsystems (ICICM), Xi'an, China, 28–31 October 2022. DOI: https://doi.org/10.1109/ICICM56102.2022.10011254
    11. 11. You, C.-X.; Wang, Q.-T.; Zhong, H.; et al. RISC-V processor-based automatic access floating-point computing accelerated dataflow co-processor. In Proceedings of the 2022 4th International Academic Exchange Conference on Science and Technology Innovation (IAECST), Guangzhou, China, 9–11 December 2022. DOI: https://doi.org/10.1109/IAECST57965.2022.10061878
    12. 12. Nişancı, G.; Flikkema, P.G.; Yalcin, T. Symmetric Cryptography on RISC-V: Performance Evaluation of Standardized Algorithms. Cryptography 2022, 6, 41. DOI: https://doi.org/10.3390/cryptography6030041
    13. 13. Lima, P.; Vieira, C.; Reis, J.; et al. Optimizing RISC-V ISA Usage by Sharing Coprocessors on MPSoC. In Proceedings of the 2020 IEEE Latin-American Test Symposium (LATS), Maceio, Brazil, 30 March–2 April 2020. DOI: https://doi.org/10.1109/LATS49555.2020.9093677
    14. 14. Wu, J.; Tian, J.; Yang, G.; et al. Design of RISC-V heterogeneous multi-core SOC architecture for edge computing for power applications. In 2023 IEEE 6th Information Technology, Networking, Electronic and Automation Control Conference (ITNEC), Chongqing, China, 24–26 February 2023. DOI: https://doi.org/10.1109/ITNEC56291.2023.10082372
    15. 15. Hubert, B.; Hammami, O. Multi-objective Optimisation of RISC-V CV32A6 for ML application. In Proceedings of the 2023 IEEE 16th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), Singapore, 18–21 December 2023. DOI: https://doi.org/10.1109/MCSOC60832.2023.00011
    16. 16. Dharsni, I.T.; Pande, K.S.; Panda, M.K. Optimized Hazard Free Pipelined Architecture Block for RV32I RISC-V Processor. In Proceedings of the 2022 3rd International Conference on Smart Electronics and Communication (ICOSEC), Trichy, India, 20–22 October 2022. DOI: https://doi.org/10.1109/ICOSEC54921.2022.9952122
    17. 17. An, H.; Kang, S.; Kanda, G.; et al. RISC-V Hardware Synthesizable Processor Design Test and Verification Using User-Friendly Desktop Application. Webology 2022, 19, 4597–4620. DOI: https://doi.org/10.14704/web/v19i1/web19305
    18. 18. Anu Priya, D.; Vishnuvardhan, D.; Mamatha, G.; et al. VIP Development of SPI Controller for Open-Power Processor-Based Fabless SOC. In Proceedings of the 2nd International Conference on Cognitive and Intelligent Computing, Hyderabad, India, 27–28 December 2022. DOI: https://doi.org/10.1007/978-981-99-2742-5_2
    19. 19. Markov, D.; Romanov, A.N. Implementation of the RISC-V Architecture with the Extended Zbb Instruction Set. In Proceedings of the 2022 International Ural Conference on Electrical Power Engineering (UralCon), Magnitogorsk, Russian Federation, 23–25 September 2022. DOI: https://doi.org/10.1109/UralCon54942.2022.9906776
    20. 20. Nair, M.K.A.; Gautam, V.V.; Revinipati, A.; et al. Implementation and Analysis of Convolution Image Filtering with RISC-V Based Architecture. In Communications in Computer and Information Science; Springer: Cham, Switzerland, 2022. DOI: https://doi.org/10.1007/978-3-031-21514-8_42
    21. 21. Shen, J.-Y.; Liao, S.-W. Evaluating and Enhancing Performance through Macro-Op Fusion Optimization with RISC-V. In Proceedings of the 53rd International Conference on Parallel Processing, Gotland, Sweden, 12–15 August 2024. DOI: https://doi.org/10.1145/3677333.3678150
    22. 22. Mohr, G.; Guarnieri, M.; Reineke, J. Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors. arXiv preprint 2024, arXiv:2401.09383. DOI: https://doi.org/10.48550/arxiv.2401.09383
    23. 23. Rumyantsev, K.; Yakovlev, P.; Gorshkov, A.; et al. RISC-V RVV efficiency for ANN algorithms. arXiv preprint 2024, arXiv:2407.13326. DOI: https://doi.org/10.48550/arxiv.2407.13326
    24. 24. Pieper, P.; Herdt, V.; Drechsler, R. Advanced Embedded System Modeling and Simulation in an Open-Source RISC-V Virtual Prototype. J. Low Power Electron. Appl. 2022, 12, 52. DOI: https://doi.org/10.3390/jlpea12040052
    25. 25. Miyazaki, H.; Kanamori, T.; Islam, A.; et al. RVCoreP: An optimized RISC-V soft processor of five-stage pipelining. IEICE Trans. Inf. Syst. 2020, 103, 2494–2503. DOI: https://doi.org/10.1587/TRANSINF.2020PAP0015
    26. 26. Perotti, M.; Schiavone, P.D.; Tagliavini, G.; et al. HW/SW approaches for RISC-V code size reduction. In Proceedings of the 4th Workshop on Computer Architecture Research with RISC-V (CARRV 2020), Online, 29 May 2020. DOI: https://doi.org/10.3929/ETHZ-B-000461404
    27. 27. Gamino del Río, I.; Martínez Hellín, A.; Polo, Ó.R.; et al. A RISC-V Processor Design for Transparent Tracing. Electronics 2020, 9, 1873. DOI: https://doi.org/10.3390/ELECTRONICS9111873
    28. 28. Wu, N.; Jiang, T.; Zhang, L.; et al. A Reconfigurable Convolutional Neural Network-Accelerated Coprocessor Based on RISC-V Instruction Set. Electronics 2020, 9, 1005. DOI: https://doi.org/10.3390/electronics9061005
    29. 29. Saiprathyusha, P.; Chandrasekhar, C. Implementation of RISC-V Processor. ITM Web Conf. 2025, 74, 02006. DOI: https://doi.org/10.1051/itmconf/20257402006
    30. 30. Stoffelen, K. Efficient Cryptography on the RISC-V Architecture. In Progress in Cryptology – LATINCRYPT 2019. LATINCRYPT 2019; Springer: Cham, Switzerland, 2019. DOI: https://doi.org/10.1007/978-3-030-30530-7_16
    31. 31. Liu, G.; Primmer, J.; Zhang, Z. Rapid Generation of High-Quality RISC-V Processors from Functional Instruction Set Specifications. In Proceedings of the 56th Annual Design Automation Conference 2019, Las Vegas, NV, USA, 2–6 June 2019. DOI: https://doi.org/10.1145/3316781.3317890
    32. 32. Donofrio, D.; Leidel, J.D. Rapid RISC: Fast customization of RISC-V processors. In Proceedings of SPIE Defense + Security 2022, Orlando, FL, USA, 2022. DOI: https://doi.org/10.1117/12.2622138
    33. 33. Sheth, A. Internet of Things to Smart IoT Through Semantic, Cognitive, and Perceptual Computing. IEEE Intell. Syst. 2016, 31, 108–112. DOI: https://doi.org/10.1109/MIS.2016.34
    34. 34. Le, A.-T.; Hoang, T.-T.; Dao, B.-A.; et al. Spectre attack detection with Neutral Network on RISC-V processor. In Proceedings of the 2022 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, TX, USA, 27 May–1 June 2022; pp. 2467–2471. DOI: https://doi.org/10.1109/ISCAS48785.2022.9937212
    35. 35. Ahmed, S.; Harun-Ur-Rashid, A.B.M. Design, Implementation and Verification of Five Stage Pipeline RISC-V Core (RV32I ISA). In Proceedings of the 2025 International Conference on Electrical, Computer and Communication Engineering (ECCE), Chittagong, Bangladesh, 13–15 February 2025; pp. 1–6. DOI: https://doi.org/10.1109/ECCE64574.2025.11013913
    ×